High Bandwidth ... The memory controller architecture mainly focuses on minimum communication between each of these sections which shall help user for area and performance optimization during ASIC ...