Abstract: A fast-locking low-jitter hybrid frequency synthesizer using a charge-pump phase-locked loop (CP-PLL) and a multiplying delay-locked loop (MDLL) is presented. The CP-PLL uses a discriminator ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results