We also propose to manage patterns through a dedicated hardware component ... Section IV gives an overview of co-designed cache coherency architecture. Section V describes the flow of read transaction ...